Verification Academy
Enumerated type with common member
SystemVerilog
SystemVerilog
,
enum
sbellock
May 23, 2018, 3:33pm
3
In reply to
verif_learner
:
See also
A New Twist on SystemVerilog Enumerated Types
.
show post in topic