Verification Academy
Dynamic delay assertion
SystemVerilog
Assertions-clock
,
SVA
,
SystemVerilog
,
assertion
,
Assertion-system-verilog
chandnidodiya
April 13, 2022, 6:08am
3
In reply to
ben@SystemVerilog.us
:
My assertion is in test bench top module.
show post in topic