Difference between attributes and system verilog assertions

In reply to perumallatarun:

You must be using the wrong words as these are completely difference concepts.

Attributes are markers in the source text to be used by tools as they wish. Their intent is to be used instead of comments, which are removed by pre-processors.

Assertions are temporal checkers that execute as part of a simulation.