Create UML diagrams

SystemVerilog
, ,
1

Is there a way or tool that i can use to create UML diagrams of my system verilog architecture? (note: No UVM code is used)

2

In reply to Sai Raghavendran :

Yes, there are tools that can do this.

Next question.