Verification Academy
Coverage cross ignore values inside an external array
SystemVerilog
SystemVerilog
,
cross
,
Coverage
,
ignore_bins
dave_59
December 11, 2023, 11:36pm
4
In reply to
Freeman0916
:
If you want a response, it would help to provide a complete test case.
show post in topic