In reply to abhijain:
region0_nonsec_check_mpu16 : assert property(@(posedge clk)
disable iff(`AHB_LITE.ahb_htrans===2'b0 || disable_assertion==1 )
(haddr_in_r0 ) |-> ((mpu_region_s_r0 | set_ext_flag) !=`AHB_LITE.ahb_hnonsec)) else $fatal("\nERROR: set for MPU16 HIT_Region0 ");
// region0_nonsec_check_mpu16 is a label
You cannot do: cover property (region0_nonsec_check_mpu16);
Are you covering a label? You need to cover a property. Thus, the following is legal
property region0_nonsec_check_mpu16;
(@(posedge clk) disable iff(`AHB_LITE.ahb_htrans===2'b0 || disable_assertion==1 )
(haddr_in_r0 ) |-> ((mpu_region_s_r0 | set_ext_flag) !=`AHB_LITE.ahb_hnonsec)) else
$fatal("\nERROR: set for MPU16 HIT_Region0 ");
endproperty
ap_region0_nonsec_check_mpu16: assert property(region0_nonsec_check_mpu16);
cp_region0_nonsec_check_mpu16: cover property(region0_nonsec_check_mpu16);
\Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
- SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
- A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5
- Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition, 2004, ISBN 0-9705394-6-0
- Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn 0-9705394-2-8
- Component Design by Example ", 2001 ISBN 0-9705394-0-1
- VHDL Coding Styles and Methodologies, 2nd Edition, 1999 ISBN 0-7923-8474-1
- VHDL Answers to Frequently Asked Questions, 2nd Edition ISBN 0-7923-8115