Continuous assignment vs always_comb

SystemVerilog
, , ,
6

In reply to kddholak:
always_comb is a declaration of intent stating that the block will consist of combinational logic only. You need to use always_latch to infer a latch.