In reply to ben@SystemVerilog.us:
Hello,
How about the latch infer during synthesize ?
does always_comb infer latch ?