Constraints

SystemVerilog
, ,
2

In reply to Akhil Mehta:
Your problem is a,b, and c are unsigned. Any non-zero result will be greater than 0. I think you want

    signed'(a - b - c) > 0;