Constraint for two dimensional array

SystemVerilog
, , ,
6

In reply to Subbi Reddy:

So instead of zero, every element has to be i-1 and j+1 or is it just the diagonal elements that follow the fashion?