Verification Academy
Constraint for 32 bit addr to be different than prev addr by 2 bits
SystemVerilog
SystemVerilog
,
constraint
dave_59
July 31, 2020, 3:14am
12
In reply to
diptishe
:
https://verificationacademy.com/forums/systemverilog/constraint-0#reply-56455
show post in topic