Verification Academy
Constraint for 32 bit addr to be different than prev addr by 2 bits
SystemVerilog
SystemVerilog
,
constraint
diptishe
July 31, 2020, 1:56am
11
In reply to
dave_59
:
$countones(addr ^ const’(addr)) == 2;’
what does const do here?
show post in topic