Constraint failure with rand_mode(0)

SystemVerilog
, ,
4

In reply to ravi:

Hi Ravi,

Sorry, I don’t have a LRM Reference.