Constraint failure with rand_mode(0)

SystemVerilog
, ,
3

In reply to sharat:

Hi Sharat,
Thanks for your reply.
But, is there any LRM reference to confirm it.