Consequence of not to be an "assignment-like context"

SystemVerilog
,
3

In reply to dave_59:

Thanks a lot, Dave!

Your explanation is very helpful!

Best regards,
Thomas