Connectivity of signal in different modes

SystemVerilog
, ,
2

In reply to verif4ravi:

See section 16.12.16 Case in the IEEE 1800-2017 SystemVerilog LRM.