In reply to Pavel:
You need to ensure that both com_tb_int_in and comp_tb_int_out are sensitive to ARESETN as well. This signal should be part of the clocking block to synchronize it with the clock.
Per the AXI4Stream spec, when ARESETN is low, TVALID is required to be low, which doesn’t happen because transactor is not fully compliant.