Connecting/binding interface to interface

SystemVerilog
, , , ,
2

The best thing I can think of is to create a module that connects the two interfaces with assign statements inside the module.