In reply to dave_59:
hello, dave
what if we are not using UVM, Then how can we achieve this using System Verilog.