In reply to sanketshah:
Likely that you are using uvm_field_int macros that would automate the compare implementation. See a relevant blog entry (actually motivated by this thread, done by my team here at CVC): Verification Course Blog | VeriLog Courses | CVC
HTH
Regards
Ajeetha, CVC