Clocking block output signals in DRIVER modport

SystemVerilog
, , ,
1

why we put all signals as output in modport DRIVER clocking block in interface…?

2

In reply to mihir_hmt:

You question is not very clear without any code reference.

3

In reply to dave_59:

For that you can take reference as below code…interface , clocking block of driver