Verification Academy
Clocking block output signals in DRIVER modport
SystemVerilog
Interface-clocking-block
,
interface-in-system-verilog
,
modport-clocking-block
,
SystemVerilog
dave_59
January 8, 2019, 4:12pm
2
In reply to
mihir_hmt
:
You question is not very clear without any code reference.
show post in topic