Clocking block in system verilog

In reply to karan_18:

Hi Karan,

Thank you so much for the response. Let’s say we don’t have any interface modules in our design. In that case how where exactly we define the clocking block, inside the tb top?