Clocking block in system verilog

In reply to chethan2807:

It can be declared in interfaces, modules and program blocks. As it mainly specifies the timing(sampling and driving time of signals[also known as input and output skew]) and synchronization of signals, mostly it is used with interfaces.