Clock with 45% to 50% duty cycle

[user49]

In reply to dave_59:
Thanks Dave. The topic of random delays was also addressed in many posts. Here’s one of them
https://verificationacademy.com/forums/systemverilog/assign-random-delay-existing-clock