Clock period using SVA

SystemVerilog
, , ,
2

In reply to SriGanesh D:

Please provide a complete example that demonstrates your error along with the error messages you are receiving.