Clock period checker with SVA

SystemVerilog
4

In reply to ben@SystemVerilog.us:

Hi Ben,

In your code, if rst becomes high, assertion is disabled. But is there any way to disable the assertion if rst signal toggles from 0->1 or 1->0 during the evaluation.

Thanks
Vineet