Clock period checker with SVA

[abhiverif]

In reply to ben@SystemVerilog.us:

thanks ben