In reply to ben@SystemVerilog.us:
Hi Ben, sorry for the confusion. This is actually the behavior of the waveform that I want to do my assertion on.
Basically when the cmd_debug == SRE and the clk_enable == 1 (sorry I didn’t show in the waveform), 27 clk cycles after that the clk must be gated.