@(posedge clk);
@(negedge clk);
Why does it wait for 2 clock cycles here? Is not that 1 clock cycle?
In reply to Aashish Itani:
Not enough content to know when this code started executing in relationship to when the clock edges come. See Asking better questions on the Verification Academy Forums with EDAPlayground - Verification Horizons