Checking 60% duty cycle clock

[bachan21]

In reply to ben@SystemVerilog.us:

Thanks for the guidelines Ben