Case statement in verilog/SV

In reply to dave_59:

Thanks very much for your help