Verification Academy
Cannot mix packed and unpacked types in this operation
SystemVerilog
SystemVerilog
,
unpacked-array
,
packed-array
alessandro
March 24, 2017, 9:39am
3
In reply to
sunils
:
Having sig_i as a wire does not solve the issue unfortunately.
Thanks.
show post in topic