Can we use system verilog properties/assertions inside a class?

[dave_59]

In reply to ben@SystemVerilog.us:
Updated Link
https://accellera.mantishub.io/view.php?id=5068