Verification Academy
Can we use system verilog properties/assertions inside a class?
SystemVerilog
system-verilog-assertion-SVA
,
SystemVerilog
perumallatarun
February 5, 2016, 4:34am
6
In reply to
dave_59
:
Thank you Ben and Dave.
show post in topic