Can we use system verilog properties/assertions inside a class?

SystemVerilog
,
5

In reply to ben@SystemVerilog.us:

In reply to perumallatarun:
I am on the SV-AC committee. Issues are with the dynamic nature of classes.

Concurrent assertions require some synthesis-like analysis, and someone needs to come up with the synthesis semantics for class-based code for this to work.