Can we use system verilog properties/assertions inside a class?

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

Thank you Ben.

But I did not understand why we are unable to use concurrent assertions inside a class. Can you please mention the reasons for it.