Can we use system verilog properties/assertions inside a class?

SystemVerilog
,
10

In reply to perumallatarun:

Lots of high level synthesis stuff such as Mentor Catapult tool support class synthesis without any issues.
So I assume it is matter of time, after while SV will support concurrent assignment in the class.