Can we bind a checker to module inside other module?

SystemVerilog
, , ,
2

In reply to shubamg:

SystemVerilog provides a bind construct that is used to specify one or more instantiations of a module, interface, program, or checker without modifying the code of the target.