Can I have one macro which adds code in 3 different location?

SystemVerilog
, ,
1

I would like to have one macro which will declare, instantiate and sample covergroup. At the moment I have 3 macros and I use them in different parts of the code. is it possible to do this in better way?

2

In reply to EleneSajaia:

No. See The XY Problem.