Can I add Delay in System Verilog function?

*In reply to milinraijada:*Have you read section 13.4.4?