Can I add Delay in System Verilog function?

[milinraijada]

In reply to ben@SystemVerilog.us:

I’ve used fork join_none block ,please see that also and then reply