Blocking assignment for clock divider

SystemVerilog
,
4

In reply to ben@SystemVerilog.us:

Your code produced the same result as Daves.
Did you mean something like this:
always @(posedge clk) if (clkdiv) D<=A;