Bit slicing in systemVerilog

[dave_59]

In reply to mansi m joshi:

That could be accomplished with the streaming operator

data[79:0] = {<<8(temp[79:0]}};

See section 11.4.14.2 Re-ordering of the generic stream in the 1800-2017 LRM