Base class handle for extended class is not working in SystemVerilog

In reply to milinraijada:

It is because m_base is of type base, which doesn’t have ‘b’ as a member. Class base only has ‘a’ as a member. When you assign the handle of class extend to a class base, you will only be able to access the members of class base.