In reply to ben@SystemVerilog.us:
Hello,
To clarify the change of sig would be caused only by the change in the rst signal. Thus, in a perfect world they would happen simultaneously. sig should only be able to change when rst does, but should be stable at all other times. It also important to note that it is not mandatory for sig to change when rst does. Only that if sig does change it must do so with rst.