Assume when signal falls it will remain low until two periods of clock have passed

[arios]

In reply to ben@SystemVerilog.us:

Thank you for the fast reply.

Using a different clock in the consequent gives me the following error:
The clock flow cannot change in the RHS of |-> operator