Assertions

[ManojJ]

In reply to ben@SystemVerilog.us:

Thanks for the clarification Ben.
Actually, I am a novice in SVA. I was just practicing writing SVA for different conditions.