Assertion with variable declaration in SVA

SystemVerilog
8

In reply to kolliparapavankumar:

Yes, an expression is a sequence of 1 cycle.
If the sequence is more than 1 cycle, you will need to define it in a sequence declaration.