Verification Academy
Assertion with variable declaration in SVA
SystemVerilog
SystemVerilog
Pavan_Kumar_Kollipara
July 2, 2020, 10:16am
7
Here q_s means is it $stable
show post in topic